A unified multi-stage power-CMOS-transmission-gate-based quasi-switched-capacitor (QSC) DC-DC converter is proposed to integrate both step-down and step-up modes all in one circuit configuration for low-power applications. In this paper, by using power CMOS transmission gate as a bi-directional switch, the various topologies for step-down and step-up modes can be integrated in the same circuit configuration, and the configuration does not require any inductive elements, so the I.C. fabrication is promising for realization. In addition, both large-signal statespace equation and small-signal transfer function are derived by state-space averaging technique, and expressed all in one unified formulation for both modes. Based on the unified model, it is all presented for control design and theoretical analysis, including steady-state output and power, power efficiency, maximum voltage conversion ratio, maximum power efficiency, maximum output power, output voltage ripple percentage, capacitance selection, closed-loop control and stability, …etc. Finally, a multi-stage QSC DC-DC converter with step-down and step-up modes is made in circuit layout by PSPICE, and some topics are discussed, including (1) 
converter, by using capacitor-switching technique for developing low-power converters. Since such SC converters do not require any magnetic elements, for examples inductor and transformer, possibility of integrated circuit fabrication is not only pretty promising but also overcoming classical converter limitations on the physical sizes of the magnetic devices. From 1990 on, the various types of SC converters, consisting of semiconductor switches and capacitors, have been suggested to achieve the power conversion. According to developments in the past, in general, ones can divide this field SC converter into four stages. In the first stage (1990~1991), called "concept creation stage", the first SC step-down converters were successfully proposed by a group of researchers from Japan [1] - [2] . Their basic design idea is to switch the MOSFETS cyclically according to the scheduled four periods of capacitor charging and discharging in order to obtain step-down DC voltage conversion output. By this way, some researchers followed this idea to get more extension design, including rectifier and inverter function types, even discussion to the transient and steady-state responses for such converters [3] [4] [5] .
Nevertheless, a few disadvantages for the design could be found as follows. (1) Since it has input current of zero value in the even period, such the discontinuous input current results in the EMI problem. Ioinovici suggested a new modified configuration of SC converter, composed of two symmetry cells (sub-circuits) and reduced into 2 periods in one cycle [6] . Their basic idea is: in the first half-cycle, the capacitors in one SC cell are charged by a constant voltage source, and at the same time the capacitors in the other cell are discharging into the load. Then, in the second half-cycle, the two cells exchange each other roles. According to the idea, based on pulse width modulation (PWM) technique, they proposed a new step-up DC-DC converter by using duty-cycle adjustment to control the output voltage [7] [8] [9] . Although the regulation capability of the SC converter is greatly improved, some disadvantages still exist: (1) the discontinuous input current still results in the EMI problem. (2) Due to using PWM duty-cycle control, maybe a smaller output voltage always needs a very small control value of duty cycle, but such a very short charging duration makes implementation very difficult.
In the third stage (1996~1998), called "scheme innovation stage", for solving the above drawbacks, Chung and Ioinovici suggested a completely new converter scheme, called quasiswitched-capacitor (QSC) step-down converter, by using control idea of continuous input current waveforms [10] . Their basic idea is to use two capacitor cells working in anti-phase (charge and discharging), and so the scheme is almost the same to the above in the second stage. But, their most important difference is to use a constant current source for charging capacitors, not to use a constant voltage source as above. They employed the MOSFET operated in pinch-off region as a controlled constant current source to charge capacitors, so the capacitor voltage is linearly increasing with charging time, not fast exponentially adding as above. Therefore, the input current of the converter is constant continuously, but not variant discontinuously as above, so the EMI problem can be reduced. Besides, the scheme adopted the gate-source voltage of the MOSFET to control the charging current for adjusting the output voltage, but not adopted the duty-cycle, i.e., the output voltage doesn't have the direct relationship with the duty-cycle, so the short charging duration problem can be avoided. Next, researchers followed the new scheme to make some theoretical discussions, including power loss, power conversion efficiency, regulation capability, …etc [11] - [12] . Besides, a new DC-AC SC inverter with regulation enhancement is suggested successively, and a switching-mode DC-DC converter is proposed by using switched capacitor instead of resonant technique [13] - [14] . However, since the QSC scheme is mainly with single capacitor, the output current is always too small to drive the load desired.
In the forth stage (1999~2002), called "capability enhancement stage", researchers in the last four years are concentrated mainly in regulation improvement of the QSC converter [15] [16] [17] [18] [19] [20] .
Based on the QSC scheme, Henry suggested a multi-stage design of the QSC DC-DC converter for improving voltage regulation and current driving capability [15] . For step-down design, they employed n capacitors connected in parallel in the discharging period, so ones can obtain larger output current to drive the heavier load [16] . For step-up design, they employed n capacitors connected in series in the discharging period, so ones can obtain higher output load voltage [17] .
However, although these schemes have overcome the above disadvantages, some improvement spaces still exist, for examples, integration of both step-down and step-up functions, and uniform of switch elements used. Therefore, the main purpose of this paper is based on power CMOS transmission gate to propose a new multi-stage QSC DC-DC converter scheme with both stepdown and step-up modes, and to integrate all in one circuit configuration and formulation for control design and theoretical analysis.
The organization of the rest of this paper is as follows. In Section 2, the configuration of QSC step-down/step-up DC-DC converter is proposed and described. 
CONFIGURATION OF QSC STEP-DOWN/STEP-UP CONVERTER
In this section, a generalized circuit configuration of multi-stage QSC DC-DC converter with both step-down and step-up modes is proposed based on power CMOS transmission gates for lowpower portable applications. This section contains two parts of: (1) introduction to one basic nstage converter cell by using power CMOS transmission gates, and (2) explanation of topological idea of n-stage QSC converter with respect to step-down and step-up modes.
One n-Stage Converter Cell By Using Power CMOS Transmission Gates:
Fig .1 shows the structure of one basic n-stage converter cell, including n capacitors
), and 3n-1 switches ( Here, it is notable that the turn-on resistance T r of the CMOS gate is not only small but also approximately constant because two low channel turn-on resistances of power-level PMOS and NMOS are employed to connect in parallel (As the resistance of one MOSFET decreases, the resistance of the other MOSFET increases). Therefore, in this research, the power CMOS transmission gate is adopted as a switch with increasing three advantages as follows. (1) It is much helpful to integrate both step-down/step-up functions into one circuit configuration because the CMOS transmission gate is a bi-directional switch. (2) It gets higher efficiency since the turn-on resistance of the switch is very small to make lower power loss. (3) It results possibly in low output voltage ripple since the CMOS gate can be operated at pretty high frequency.
Configuration Idea of n-Stage QSC
Step-Down/Step-Up Converter:
Based on one n-stage converter cell above, a circuit configuration of a complete QSC stepdown/step-up DC-DC converter, shown in Fig.3 , is proposed to supply the load L R from the source S V . The converter is mainly composed of two n-stage cells in parallel between source S V and output o V , denoted by Cell A and Cell B, which are basically operated in anti-phase no matter for step-down or step-up modes. Fig.4 shows the theoretical current waveforms of this converter. In Fig.4 , it is obviously found out that: when Cell A is operating in the capacitorcharging period, Cell B is working in the capacitor-discharging period and vice versa. In the next half a cycle, Cells A and B exchange each other operations. Thus, the duty cycle is fixed at 0.5 for each cell. But, for step-down and step-up modes, the charging and discharging path topologies are not the same, and then it is discussed in details as follows.
(a). Topologies of Step-Down Mode:
For achieving step-down function, the converter needs two topologies as 
(b). Topologies of Step-Up Modes:
For achieving step-up function by using the same circuit configuration, the converter also needs other two topologies as ideally. According to all above discussions, Table 1 illustrates the various topological relationships between step-down/step-up and capacitorcharging/discharging.
In this research, the integrated configuration with step-down/step-up modes is proposed for a multi-purpose converter with increasing three advantages as follows. (1) Since QSC technique is adopted [15] - [16] , the input current S I can be kept on constant theoretically. The input current waveforms do not have high current peak/jump, so that EMI problem can be improved greatly.
(2) Since all the elements in power circuit only contain power MOSFETS and capacitors, the uniform characteristics is helpful to I.C. fabrication and realization. (3) Since two cells are complementarily working in anti-phase, i.e., the duty cycle for each cell is fixed at 0.5, the characteristics of constant duty cycle is much useful especially to model formulation, control design and theoretical analysis of the converter later.
FORMULATION OF QSC STEP-DOWN/STEP-UP CONVERTER
In this section, the state-space averaging model and transfer function formulation of the nstage QSC step-down/step-up converter will be presented for analysis and design later. First, for simplification, since all the capacitors in Cell A and B are selected identically by the value of C ,
, the voltage drop across each capacitor in the same cell can be assumed identical, denoted by ) (t periods, the formulation of the QSC converter is ready to be derived respectively for stepdown/step-up modes. Finally, a completely new integrated formulation with both modes is proposed successively.
Formulation of n-Stage QSC Converter in Step-Down Mode:
First, let's take a look at the modeling of QSC step-down converter. In the charging period of step-down mode as Fig. 7 
(a), while
A QS is operating in pinch-off region, the capacitor voltage in Cell A is linearly charged in series by a current source D i , and it can be described as
where the relationship between gate-source voltage GS v and drain current D i can be expressed
by large-scale model of MOSFET as (2), and it needs to be satisfied for operating
At the same time, Cell B is working in the discharging period of step-down mode as Fig. 7 (b),
i.e., B S is operating in the triode region, so the capacitor voltage in Cell B is discharging in parallel to the load L R , and the dynamic equation can be easily derived as
where
represent the load voltage and output capacitor voltage, respectively.
Based on Equations (1) and (3) as above, by applying state-space averaging technique (Here, the duty cycle for each cell is fixed at 0.5), let's take the average between Equations (1) and (3), so the dynamic equation of QSC converter for step-down mode can be formulated as Equation (5) 
Formulation of n-Stage QSC Converter in Step-Up Mode:
Next, let's look at the modeling of QSC step-up converter. In the charging period of step-up mode as Fig. 7 
(c), while
A QS is operating in the pinch-off region, the capacitor voltage in Cell A is linearly charged in parallel by a current source D i , and the dynamic equation is described as
Here, for keeping
must be larger/smaller than t V , and similarly to above, the limit condition can be also derived as
At the same time, Cell B is working in the discharging period of step-up type as Fig. 7(d) , i.e., B S is operating in the triode region, the capacitor voltage in Cell B is discharging in series to the load L R , and the dynamic equation can be easily derived as
Based on Equations (6) and (8) as above, by applying state-space averaging technique, the dynamic equation of QSC converter for step-up mode can be also formulated as
Finally, by combining the dynamic equations for step-down and step-up modes of Equations (5) and (10), a complete state-space averaging description of the QSC converter with two modes can be integrated and formulated all in one unified forms as:
where 
Here, it is worthy to note that: due to the unified form without the parameter of duty cycle, the theoretical analysis and control design will become much easier. Now, according to this unified form as Equation (10), the two formulations with respect to steady-state analysis and transient analysis are ready to be derived as follows.
Formulations for Steady-State and Transient Analysis:
For aim to analysis of steady-state and transient models, all voltage and current variables in Equation (11) can be composed of two parts: static operating points and dynamic small signals as follows: 
where the value of m is taken by 1 for step-down mode ( 1  m ), or n for step-up mode ( n m  ).
Here, it is worthy to note that, according to Equation (13) For simplifying computation, let's take a new variable 2
, and it can be divided into two parts: static large signal and dynamic small signal, as formulated by
. Thus, changing output matrix av C , ones can easily obtain averaging capacitor voltage C V and output capacitor voltage Co V as Equation (14), respectively.
Next, let's take a look at the formulation for transient analysis. Around these static operating signals as above, from Equations (11)~(12) followed by using the small-signal analysis, the dynamic equation can be easily presented in Equation (15), and consequently the small-signal transfer function of the QSC converter can be also suggested in Equation (16) 
Small-signal transfer function expression:
where the trans-conductance of MOSFET is Equations (15) and (16) . Thus, some compensation techniques will be applied, for examples, series proportional compensator or state-feedback controller, to form a closed-loop feedback control system for obtaining more excellent performance of transient response.
DESIGN AND ANALYSIS OF QSC STEP-DOWN/STEP-UP CONVERTER
According to the unified model above, it will be much helpful for control design and theoretical analysis as follows. The related topics will be discussed, including: steady-state power, power conversion efficiency, maximum voltage conversion ratio, maximum power efficiency, output voltage ripple percentage, capacitance selection, closed-loop control design and stability, …etc. Now, let's begin to analyze kinds of the characteristics.
Steady-State Power and Power Conversion Efficiency:
First, based on the steady-state output of Equation (13) and the theoretical input current of Fig.4 , the steady-state input/output power of the converter can be shown to be:
Thus, the power conversion efficiency of converter can be derived easily by using Equation (17) as (2) and (7), the maximum limit of pinch-off drain current D I can be derived and shown as 
It is obviously found out that, when the value of source S V is decreasing, the maximum of D I will be decreasing so that the range of output voltage o V and output current o I are affected indirectly. Here, it also provides the upper limit of current controlled by the gate-source voltage for control design later. Besides, the maximum value of drain current in Equation (19) of channel current of MOSFET adopted. If not to do so, then maybe it makes the MOSFET burned out.
Next, substituting Equations (13) and (14a) into Equations (2) and (7), the maximum voltage conversion ratio is easily suggested respectively for step-down/step-up modes as (20) could approach to n 1 for step-down mode and n for step-up mode, respectively.
The conclusion also corresponds to the discussion from the view of power efficiency above.
Maximum Conversion Power Efficiency and Maximum Output Power:
In the following, let's derive some conclusions about maximum conversion power efficiency and maximum output power. Combining Equation (18) and (20), the maximum power efficiency for two modes is presented respectively as:
If considering in the ideal case, the parasitic elements are considered small enough to neglect (able to set the value of T r and C r in zero), then the maximum conversion efficiency based on Equation (21) is ideally up to 100%. Next, using Equation (17b) and (19), the maximum output power for two modes is presented in unit Watts respectively in Equations (22a) and (22b),
Output Voltage Ripple Percentage and Total Capacitance Selection:
From the theoretical current waveforms of Fig.4 , the theoretical waveforms of the voltages across cell capacitor and load during a steady-state cycle are easily indicated in Fig.8 . From this
across the load L R decays exponentially during each halfcycle repeatedly, and it can be modeled as shown in Equation (23).
where the switching cycle of the converter is denoted by S S f 1 T  ( S f : switching frequency generally in kHz~MHz), and the maximum/minimum value of output voltage is denoted by
. In addition, the parameter  represents the capacitor-discharging time constant of the converter, and according to topologies of Fig.7b and 7d , ones can obviously find two time constants  for step-down and step-up modes as in Equation (24a) and (24b),
In Fig.8 , the variation of output voltage in a half-cycle is defined and shown to be
Thus, the average output voltage can be calculated and derived by combining Equation (25) as
, (26) and by arranging the above, the output voltage ripple percentage can be defined and presented as
Substituting two capacitor-discharging time constants in Equation (24), the output voltage ripple percentage for two modes can be easily presented as
From Equation (28), it can be noticed that the ripple percentage rp is increasing while the load is being heavier, but it can be improved decreasing with adding switching frequency and total capacitance of the converter, where total capacitance
), the ripple percentage will be almost decreasing to zero.
Next, let's discuss the total capacitance selection. Obviously, the total capacitance T C is selected by considering the given output voltage ripple percentage. For the desired ripple percentage p r~ and the switching frequency S f specified, based on Equation (28), the minimum total capacitance can be easily presented as
output voltage ripple percentage in the load terminals of the converter will be theoretically reduced smaller than the desired ripple value.
Closed-Loop Control of the QSC Converter and its Stability:
Now, let's discuss the closed-loop control design of the QSC converter with two modes. Secondly for small-signal transient control, according to Equation (16) Finally, the stability of the converter is discussed. From the efficiency conclusion as Equation (21), if considering in the ideal case, the parasitic elements T r , C r , Co r are considered small enough to neglect, then the maximum conversion efficiency is ideally up to 100%. In fact, if only the value of load resistance L R is much larger than value of parasitic resistances T r , C r , Co r , then the maximum conversion efficiency can be pretty close to 100%. Thus, for designing a voltage converter with good characteristics, these requirements of
are basically needed so that the parasitic effect can be reduced. In general, the value range of load resistance L R is about in  -level, and the value range of parasitic elements T r ,
Under the reasonable assumptions ( 
Since the dominant pole is located at the left side of s-plane, it is obvious that the open-loop system of QSC converter for step-down and step-up modes is locally stable. Furthermore, the variation of operating point of GS V will not directly affect the location of the dominant pole, so the result almost ensures the global stability of the open-loop QSC converter system. Thus, it is one of advantages that the circuit scheme has an inherent good stability. In this paper, for a stable open-loop converter like that, a simple low-pass proportional controller with cut-off frequency L w and proportional gain P K will be employed mainly for compensation of transient response and the improvement of auto-regulation capability later.
EXAMPLES OF QSC STEP-DOWN/STEP-UP CONVERTER
In this section, a two-stage ( 2  n ) QSC step-down/step-up DC-DC converter will be made in circuit layout and simulated by PSPICE tool, then the result will be to show the efficacy of the unified configuration for the future base of the converter prototype design. First, based on the control idea of Table 2 . Thus, based on these parameters, combining with the analytic conclusion in the above section, kinds of converter specification, for examples, maximum voltage conversion ratio, maximum power conversion efficiency, maximum output power, open-loop dominant pole, open-loop poles and zero…etc, can be estimated as shown in Table 3 .
Besides, for checking other closed-loop performance, some topics will be simulated and discussed, including: (1) basic voltage conversion and output ripple percentage, (2) output robustness of converter with source dropping or source ripple disturbance, (3) regulation capability of converter with loading variation respectively for step-down and step-up modes.
QSC DC-DC Converter Operated in
Step-Down Mode:
First, the QSC DC-DC converter is operated at a switching frequency S f of 10kHz, and set In Fig. 13(a) , it can be found that the rise time of closed-loop step-down converter is smaller than ms 2 and the setting time is about ms 30 . In Fig. 13 Finally, the regulation capability of the converter with loading variation will be simulated and discussed here. Because the load of converter is unexpectedly increased or decreased in any time, the regulation capability for such loading variation must be considered and emphasized. Here, it can be assumed that the load L R keeps on  8 normally, and the same load is added and connected in parallel with the output terminals at sec 5 . 0 , and then the added load is moved away at about 1.01sec. In other words, the total value of resistance load is reduced down to  4 from sec 5 . 0 to 1.01sec. Fig. 15(a) ).
Step-Up Mode:
Here, the QSC DC-DC converter is also operated at a switching frequency S f of 10kHz, and In Fig. 16(a) , it can be noticed that the rise time of closed-loop step-up converter is about ms 2 and the setting time is also about ms 30 . In Fig. 16(b) , the output ripple percentage can be easily found and computed as
. These results show that the step-up converter has a pretty good transient and steady performance.
Secondly, the output robustness of converter with source voltage variation will be simulated and discussed here. While the source voltage S V is getting down by exponential dropping from
, Fig. 17(a) it is obvious that the step-up converter also has a good robustness against source noises.
Finally, the regulation capability of the converter with loading variation will be simulated and discussed here. Here, it can be also assumed that the load L R keeps on  8 normally, and the same load is added and connected in parallel with the output terminals at sec 5 . 0 , and then the added load is moved away at about 1.01sec. Fig. 18(a) shows the output voltage versus time, and Fig. 18(b) and (c) shows the output transient response of loading variation during increasing/decreasing load. In Fig. 18(a is similar to the steady-state error, and so it can be also improved by increasing proportional gain or type of controller.
CONCLUSION
A unified multi-stage power-CMOS-transmission-gate-based quasi-switched-capacitor (QSC) DC-DC converter is proposed to integrate both step-down and step-up functions all in one circuit configuration for low-power applications. In this paper, by using power CMOS transmission gate as a bi-directional switch, all the topologies for step-down and step-up modes can be integrated in the same circuit configuration, and the converter does not require use any inductive elements, so the I.C. fabrication is promising for realization. Besides, by employing the state- Fig. 7(a) Step-down topology in the charging period Fig. 7(b) Step-down topology in the discharging period Fig. 7(c) Step-up topology in the charging period Fig. 7(d) Step-up topology in the discharging period 
